Files
qemu-esp-boards/include/hw
Peter Maydell 5bddf92e68 hw/misc/mps2-scc: Support using CFG0 bit 0 for remapping
On some boards, SCC config register CFG0 bit 0 controls whether
parts of the board memory map are remapped. Support this with:
 * a device property scc-cfg0 so the board can specify the
   initial value of the CFG0 register
 * an outbound GPIO line which tracks bit 0 and which the board
   can wire up to provide the remapping

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Message-id: 20210504120912.23094-3-peter.maydell@linaro.org
2021-05-10 17:21:54 +01:00
..
2021-01-12 21:19:02 +00:00
2021-05-01 10:03:51 +02:00
2020-12-10 17:16:44 +01:00
2021-04-30 11:16:51 +01:00
2021-03-15 21:02:20 +01:00
2021-02-21 18:41:04 +01:00
2021-03-05 15:17:34 +00:00
2021-05-04 11:41:25 +10:00
2021-03-06 16:18:42 +01:00
2020-12-15 12:53:13 -05:00
2021-04-30 11:16:51 +01:00
2021-03-09 21:27:51 +01:00