Files
qemu-esp-boards/include/hw
Fabien Chouteau 30efbf330a SiFive RISC-V GPIO Device
QEMU model of the GPIO device on the SiFive E300 series SOCs.

The pins are not used by a board definition yet, however this
implementation can already be used to trigger GPIO interrupts from the
software by configuring a pin as both output and input.

Signed-off-by: Fabien Chouteau <chouteau@adacore.com>
Reviewed-by: Palmer Dabbelt <palmer@sifive.com>
Signed-off-by: Palmer Dabbelt <palmer@sifive.com>
2019-05-24 11:58:30 -07:00
..
2019-05-13 08:58:55 +02:00
2019-05-07 09:56:10 +02:00
2019-02-22 09:42:13 +00:00
2018-12-11 15:45:22 -02:00
2018-12-11 15:45:22 -02:00
2019-05-24 11:58:30 -07:00
2019-05-17 08:16:02 +02:00
2019-02-05 16:50:16 +01:00
2018-12-11 15:45:22 -02:00
2018-12-11 15:45:22 -02:00
2018-12-11 15:45:22 -02:00