Files
qemu-xteink/hw
Jonathan Cameron 845f94de78 hw/pci-bridge/cxl_upstream: Provide x-speed and x-width properties.
Copied from gen_pcie_root_port.c
Drop the previous code that ensured a valid value in s->width, s->speed
as now a default is provided so this will always be set.

Note this changes the default settings but it is unlikely to have a negative
effect on software as will only affect ports with now downstream device.
All other ports will use the settings from that device.

Signed-off-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
Message-Id: <20240916173518.1843023-3-Jonathan.Cameron@huawei.com>
Reviewed-by: Michael S. Tsirkin <mst@redhat.com>
Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
2024-11-04 16:03:24 -05:00
..
2024-10-15 15:16:17 +01:00
2024-05-03 15:47:47 +02:00
2024-05-03 15:47:47 +02:00
2024-10-28 16:56:36 +00:00
2024-10-01 14:58:07 +01:00
2024-10-24 07:57:47 +02:00
2024-10-03 19:33:23 +02:00
2024-10-01 14:41:10 +01:00
2024-10-03 19:33:23 +02:00
2024-10-01 09:02:05 +02:00
2024-10-03 17:26:06 +03:00
2024-10-03 19:33:23 +02:00
2024-10-03 19:33:23 +02:00
2024-10-01 14:40:59 +01:00
2024-10-03 19:33:23 +02:00
2024-10-01 14:56:27 +01:00
2024-10-23 14:46:24 +02:00
2024-10-15 15:16:17 +01:00
2024-10-15 15:16:17 +01:00