Peter Maydell e9ebfbfcf3 target-arm/arm-semi.c: Implement A64 specific SyncCacheRange call
The A64 semihosting ABI defines a new call SyncCacheRange
for doing a 'clean D-cache and invalidate I-cache' sequence.
Since QEMU doesn't implement caches, we can implement this as a nop.

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Christopher Covington <christopher.covington@linaro.org>
Tested-by: Christopher Covington <cov@codeaurora.org>
Message-id: 1439483745-28752-8-git-send-email-peter.maydell@linaro.org
2015-09-07 10:39:28 +01:00
2015-07-08 13:11:01 +02:00
2015-09-02 14:56:39 +01:00
2015-09-02 14:56:39 +01:00
2015-09-02 14:56:39 +01:00
2015-09-01 13:16:26 -05:00
2015-07-27 22:44:47 +03:00
2015-08-14 23:40:32 +02:00
2015-04-30 16:05:48 +03:00
2015-08-14 23:40:32 +02:00
2015-09-07 10:39:27 +01:00
2015-09-04 13:26:26 +02:00
2015-09-04 13:26:26 +02:00
2015-09-04 13:26:26 +02:00
2015-09-01 13:16:26 -05:00
2015-09-01 13:16:26 -05:00
2015-07-24 13:57:45 +02:00
2015-07-24 13:57:45 +02:00
2015-05-11 08:59:07 -04:00
2015-05-22 15:58:22 -04:00
2015-08-19 16:29:53 +01:00
2015-08-11 23:15:55 +01:00

Read the documentation in qemu-doc.html or on http://wiki.qemu-project.org

- QEMU team
S
Description
No description provided
Readme 599 MiB
Languages
C 83.1%
C++ 6.4%
Python 3.3%
Dylan 2.8%
Shell 1.5%
Other 2.6%